




MJ N-Channel Super Trench II Power MOSFET

Description

The MJXP090N85AGU uses Super Trench II technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of R_{DS(ON)} and Qg. This device is ideal for high-frequency switching and synchronous rectification.

General Features


- ♦ Vps=85V.lp=62A $R_{DS(ON)}$ =7.7m Ω (typical) @ V_{GS}=10V $R_{DS(ON)}=10.4m\Omega$ (typical) @ Vgs=4.5V
- ◆ Excellent gate charge x R_{DS(on)} product(FOM)
- Very low on-resistance RDS(on)
- 150°C operating temperature
- ◆ Pb-free lead plating




Schematic Diagram

Application

- ◆ DC/DC Converter
- ◆ Ideal for high-frequency switching and synchronous rectification







Bottom View

DFN 5X6

100% UIS TESTED! 100% ΔVds TESTED!

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
P090N85AGU	MJXP090N85AGU	DFN5X6-8L	2	-	9

Absolute Maximum Ratings (Tc=25℃ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDS	85	V
Gate-Source Voltage	Vgs	±20	V
Drain Current-Continuous	ΙD	62	А
Drain Current-Continuous(Tc =100℃)	I D(100℃)	45	А
Pulsed Drain Current	Ідм	248	А
Maximum Power Dissipation	Po	75	W
Derating factor		0.6	W/°C
Single pulse avalanche energy (Note 5)	Eas	160	mJ
Operating Junction and Storage Temperature Range	Тл,Тѕтс	-55 To 150	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	Rejc	1.67	°C/W
---	------	------	------





Electrical Characteristics (Tc=25℃ unless otherwise noted)


Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BVDSS	V _{GS} =0V I _D =250µA	85	-	-	V
Zero Gate Voltage Drain Current	loss	Vps=85V,Vgs=0V	-	-	1	μΑ
Gate-Body Leakage Current	lgss	V _{DS} =±20V,V _{DS} =0V	_	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	VGS(th)	V _{DS} =V _{GS} ,I _D =250µA	1.1	1.7	2.5	V
Decir Course On Otata Basistan		V _{GS} =10V,I _D =31A	-	7.7	9.0	mΩ
Drain-Source On-State Resistance	RDS(ON)	V _{GS} =4.5V,I _D =31A	_	10.4	12.0	.0 mΩ
Forward Transconductance	grs	V _{DS} =5V,I _D =31A	25	-	-	S
Dynamic Characteristics (Note 4)	1		1			
Input Capacitance	Clss	V _{DS} =40V,V _{GS} =0V F=1.0MHz	-	2130	-	PF
Output Capacitance	Coss		-	185	-	PF
Reverse Transfer Capacitance	Crss	•	-	22	-	PF
Switching Characteristics (Note 4)	-		1			
Turn-on Delay Time	t _{d(on)}		-	16	-	nS
Turn-on Rise Time	tr		_	18	-	nS
Turn-Off Delay Time	t _{d(off)}	V _{DD} =40V,I _D =31A V _{GS} =10V,R _G =3Ω	_	32	-	nS
Turn-Off Fall Time	tr		-	10	-	nS
Total Gate Charge	Qg		_	43	-	nC
Gate-Source Charge	Qgs	V _{DS} =40V,I _D =31A V _{GS} =10V	_	8	-	nC
Gate-Drain Charge	Qgd	V _{GS} =10V	_	11	_	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	Vsp	V _{GS} =0V,I _S =31A	_	-	1.2	V
Diode Forward Current (Note 2)	Is		_	_	62	Α
Reverse Recovery Time	trr		_	45	_	nS
Reverse Recovery Charge	Qrr	TJ=25°C,IF=31A di/dt= 100A/µs (Note 3)	_	95	_	nC
Neverse Necovery Charge	Q _{rr}		_	90	_	110

Notes:

- 1) Repetitive Rating: Pulse width limited by maximum junction temperature.
- ② Surface Mounted on FR4 Board, $t \le 10$ sec.
- ③ Pulse Test: Pulse Width ≤ 300 μ s, Duty Cycle ≤ 2%.
- 4 Guaranteed by design, not subject to production
- $\begin{tabular}{ll} \hline \texttt{§} EAS \ condition:} \ T_J = 25 \begin{tabular}{ll} C_1 V_{DD} = 40 V_1 V_G = 10 V_1 L = 0.5 mH_1 Rg = 25 \Omega \\ \hline \end{tabular}$




Typical Electrical and Thermal Characteristics




Vds Drain-Source Voltage (V)

Figure 1 Output Characteristics




Vgs Gate-Source Voltage (V)

Figure 2 Transfer Characteristics




l⊳ - Drain Current (A)

Figure 3 Rdson- Drain Current




T_J-Junction Temperature(°C)

Figure 4 Rdson-Junction Temperature



Qg Gate Charge (nC)


Figure 5 Gate Charge




Vsd Source-Drain Voltage (V)

Figure 6 Source- Drain Diode Forward









Vds Drain-Source Voltage (V)

Figure 7 Capacitance vs Vds




Tc-Case Temperature(°C)
Figure 9 Power De-rating



Vds Drain-Source Voltage (V)
Figure 8 Safe Operation Area

Tc-Case Temperature(°C)
Figure 10 Current De-rating




Square Wave Pluse Duration(sec)

Figure 11 Normalized Maximum Transient Thermal Impedance






DFN5X6-8L Package Information



DIM.	MILLIMETERS				
	MIN.	NOM.	MAX.		
Α	0.90	1.00	1.10		
A1	0		0.05		
b	0.33	0.41	0.51		
С	0.20	0.25	0.30		
D1	4.80	4.90	5.00		
D2	3.61	3.81	3.96		
Ε	5.90	6.00	6.10		
E1	5.70	5.75	5.80		
E2	3.38	3.58	3.78		
е	1.27 BSC				
Н	0.41	0.51	0.61		
K	1.10		*		
L	0.51	0.61	0.71		
L1	0.06	0.13	0.20		
α	O°		12°		





Attention:

Any and all MJ power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MJ power representative nearest you before using any MJ power products described or contained herein in such applications.

MJ power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MJ power products described or contained herein.

Specifications of any and all MJ power products described or contained herein stipulate the erformance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

MJ power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

In the event that any or all MJ power products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or therwise, without the prior written permission of MJ power Semiconductor CO.,LTD.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MJ power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MJ power product that you intend to use.

This catalog provides information as of Sep.2010. Specifications and information herein are subject to change without notice.