



MJ N-Channel Enhancement Mode Power MOSFET

Description


The MJ8010S uses advanced trench technology and design to provide excellent $R_{\text{DS}(\text{ON})}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- ♦ V_{DS} =80V, I_D =10A $R_{DS(ON)}$ <16m Ω @ V_{GS} =10V (Typ:13m Ω) $R_{DS(ON)}$ <20m Ω @ V_{GS} =4.5V (Typ:14.8m Ω)
- ♦ High density cell design for ultra low Rdson
- ◆ Fully characterized avalanche voltage and current
- ◆ Low gate to drain charge to reduce switching losses

Application


- ◆ Power switching application
- ◆ Load switch







Marking and pin assignment



SOP-8 top view

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
MJ8010S	MJ8010S	SOP-8	Ø330mm	12mm	2500 units

Absolute Maximum Ratings (Tc=25℃ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDS	80	V
Gate-Source Voltage	Vgs	±20	V
Drain Current-Continuous	lo	10	А
Drain Current-Continuous(Tc =100°C)	ID(100°C)	7.1	А
Pulsed Drain Current	Ідм	120	А
Maximum Power Dissipation	Po	3	W
Operating Junction and Storage Temperature Range	Тл ,Тѕтс	-55 To 150	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient (Note 2)	RөJA	42	°C/W
--	------	----	------





Electrical Characteristics (Tc=25℃ unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			'			
Drain-Source Breakdown Voltage	BVDSS	V _{GS} =0V,I _D =250µA	80	-	-	V
Zero Gate Voltage Drain Current	loss	V _{DS} =80V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	Igss	V _{DS} =±20V,V _{DS} =0V	_	-	±100	nA
On Characteristics (Note 3)	·					
Gate Threshold Voltage	VGS(th)	V _{DS} =V _{GS} ,I _D =250μA	1.4	1.7	2.2	V
Davis Course On Obeta Basistan	D	V _{GS} =10V, I _D =10A	-	13	16	mΩ
Drain-Source On-State Resistance	Rds(on)	V _{GS} =4.5V, I _D =8A	-	14.8	20	mΩ
Forward Transconductance	grs	V _{DS} =5V,I _D =10A	20	-	-	S
Dynamic Characteristics (Note 4)			1	1		
Input Capacitance	Clss		_	2200	_	PF
Output Capacitance	Coss	V _{DS} =40V,V _{GS} =0V F=1.0MHz	-	290	-	PF
Reverse Transfer Capacitance	Crss		-	127	-	PF
Switching Characteristics (Note 4)	<u> </u>					
Turn-on Delay Time	t _{d(on)}		_	12	_	nS
Turn-on Rise Time	tr	VDD=40V,RL=1Ω	_	9	-	nS
Turn-Off Delay Time	t _{d(off)}	Vgs=10V,Rgen=3Ω	_	35	-	nS
Turn-Off Fall Time	tf	-	-	18	-	nS
Total Gate Charge	Qg		_	50.2	-	nC
Gate-Source Charge	Qgs	V _{DS} =40V,I _D =10A V _{GS} =10V	-	5.8	_	nC
Gate-Drain Charge	Q _{gd}	-	_	13.5	_	nC
Drain-Source Diode Characteristics		1		<u> </u>		<u> </u>
Diode Forward Voltage (Note 3)	Vsp	V _{GS} =0V,I _S =10A	_	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	10	А
Reverse Recovery Time	trr	T05°0 I- 40A	_	32	-	nS
Reverse Recovery Charge	Qrr	TJ=25°C,IF=10A di/dt= 100A/µs (Note 3)	_	45	_	nC
· -						


Notes:

- ① Repetitive Rating: Pulse width limited by maximum junction temperature.
- ② Surface Mounted on FR4 Board, $t \le 10$ sec.
- ③ Pulse Test: Pulse Width ≤ 300 μ s, Duty Cycle ≤ 2%.
- 4 Guaranteed by design, not subject to production







Test circuit



Eas test Circuit




Gate charge test Circuit




Switch Time Test Circuit




Typical Electrical and Thermal Characteristics (Curves)






Vds Drain-Source Voltage (V)

Figure 1 Output Characteristics




TJ -Junction Temperature(°C)
Figure 4 Rdson-Junction Temperature



Vgs Gate-Source Voltage (V)
Figure 2 Transfer Characteristics

Qg Gate Charge (nC)
Figure 5 Gate Charge




I_D - Drain Current (A)


Figure 3 Rdson- Drain Current

Vsd Source-Drain Voltage (V)
Figure 6 Source- Drain Diode Forward



Ib - Drain Current (A)






Vds Drain-Source Voltage (V)

Figure 7 Capacitance vs Vds

100.0 10µs R_{DS(ON)} 10.0 limited 1.0 1ms 10ms 0.1 T_{J(Max)}=150℃ T_A=25℃ DC 0.0 0.01 10 100 1000


T_J -Junction Temperature(°C)
Figure 9 Current De-rating



Vds Drain-Source Voltage (V)

Figure 8 Safe Operation Area

T_J -Junction Temperature(°C) Figure 10 Power De-rating




Square Wave Pluse Duration(sec)


Figure 11 Normalized Maximum Transient Thermal Impedance





SOP-8 Package Information





0	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
А	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
С	0.170	0.250	0.006	0.010	
D	4.700	5.100	0.185	0.200	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
е	1.270(BSC)		0.050(BSC)	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	





Attention:

Any and all MJ power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MJ power representative nearest you before using any MJ power products described or contained herein in such applications.

MJ power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MJ power products described or contained herein.

Specifications of any and all MJ power products described or contained herein stipulate the erformance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

MJ power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

In the event that any or all MJ power products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or therwise, without the prior written permission of MJ power Semiconductor CO.,LTD.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MJ power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MJ power product that you intend to use.

This catalog provides information as of Sep.2010. Specifications and information herein are subject to change without notice.