N-Channel Super Junction Power MOSFET Ⅲ

General Description

The series of devices use advanced super junction technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This super junction MOSFET fits the industry's AC-DC SMPS requirements for PFC, AC/DC power conversion, and industrial power applications.

Features

- ◆ Optimized body diode reverse recovery performance
- ◆ Low on-resistance and low conduction losses
- ◆ Small package
- ◆ Ultra Low Gate Charge cause lower driving requirements
- ◆ 100% Avalanche Tested
- ◆ ROHS compliant



Schematic diagram



TO-247

Application

- ◆ Power factor correction（PFC）
- ◆ Switched mode power supplies(SMPS)
- ◆ Uninterruptible Power Supply（UPS）
- ◆ LLC Half-bridge

V_{DS}	650	V
$R_{DS(ON)TYP}$	110	mΩ
I_D	28	A

□ Intrinsic fast-recovery body diode

Package Marking And Ordering Information

Device	Device Package	Marking
MJ65TF130T	TO-247	MJ65TF130T

Table 1. Absolute Maximum Ratings (T_C=25℃)

Parameter	Symbol	Value	Unit
Drain-Source Voltage (V_{GS}=0V)	V_{DS}	650	V
Gate-Source Voltage (V_{DS}=0V) AC (f>1 Hz)	V_{GS}	±30	V
Continuous Drain Current at Tc=25°C	I_D (DC)	28	A
Continuous Drain Current at Tc=100°C	I_D (DC)	18	A
Pulsed drain current (Note 1)	I_{DM} (pluse)	112	A
Maximum Power Dissipation (Tc=25℃)	P_D	260	W
Derate above 25°C	P_D	2.08	W/°C
Single pulse avalanche energy (Note 2)	E_{AS}	676	mJ
Avalanche current (Note 1)	I_{AR}	5.2	A
Repetitive Avalanche energy, t_{AR} limited by T_{jmax} (Note 1)	E_{AR}	3.2	mJ

Parameter	Symbol	Value	Unit
Drain Source voltage slope, V_{DS} ≤480 V	dv/dt	50	V/ns
Reverse diode dv/dt, V_{DS} ≤480 V,I_{SD}<I_D	dv/dt	50	V/ns
Operating Junction and Storage Temperature Range	T_J,T_{STG}	-55...+150	°C

* limited by maximum junction temperature

Table 2. Thermal Characteristic

Parameter	Symbol	Value	Unit
Thermal Resistance，Junction-to-Case（Maximum）	R_{thJC}	0.48	°C/W
Thermal Resistance，Junction-to-Ambient（Maximum）	R_{thJA}	62	°C/W

Table 3. Electrical Characteristics (T_A=25℃ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
On/off states						
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS}=0V I_D=250μA	650	-	-	V
Zero Gate Voltage Drain Current (Tc=25℃)	I_{DSS}	V_{DS}=650V,V_{GS}=0V	-	-	1	μA
Zero Gate Voltage Drain Current (Tc=125℃)	I_{DSS}	V_{DS}=650V,V_{GS}=0V	-	-	100	μA
Gate-Body Leakage Current	I_{GSS}	V_{GS}=±20V,V_{DS}=0V	-	-	±100	nA
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}=V_{GS},I_D=250μA	3	3.5	4	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	V_{GS}=10V,I_D=14A	-	110	140	mΩ
Dynamic Characteristics						
Input Capacitance	C_{iss}	V_{DS}=50V,V_{GS}=0V F=1.0MHz	-	2070	-	pF
Output Capacitance	C_{oss}		-	120	-	pF
Reverse Transfer Capacitance	C_{rss}		-	0.5	-	pF
Total Gate Charge	Q_g	V_{DS}=480V,I_D=28A V_{GS}=10V	-	37.5	-	nC
Gate-Source Charge	Q_{gs}		-	13	-	nC
Gate-Drain Charge	Q_{gd}		-	11.5	-	nC
Intrinsic gate resistance	R_G	f=1 MHz open drain	-	10	-	Ω
Switching times						
Turn-on Delay Time	$t_{d(on)}$	V_{DD}=380V,I_D=14A R_G=2.3Ω,V_{GS}=10V	-	14	-	nS
Turn-on Rise Time	t_r		-	12	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	65	-	nS
Turn-Off Fall Time	t_f		-	11	-	nS
Source- Drain Diode Characteristics						
Source-drain current (Body Diode)	I_{SD}	T_C=25°C	-	-	28	A
Pulsed Source-drain current (Body Diode)	I_{SDM}		-	-	112	A
Forward On Voltage	V_{SD}	T_j=25°C,I_{SD}=28A,V_{GS}=0V	-	0.9	1.2	V
Reverse Recovery Time	t_{rr}	T_j=25°C,I_F=14A di/dt=100A/μs	-	190	-	nS
Reverse Recovery Charge	Q_{rr}		-	2	-	uC
Peak reverse recovery Current	I_{rrm}		-	21	-	A

Notes

1.Repetitive Rating: Pulse width limited by maximum junction temperature

2.T_j=25℃,V_{DD}=50V,V_G=10V, R_G=25Ω

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (curves)



Figure 1 Safe operating area



Figure 2 Source-Drain Diode Forward Voltage



Figure 3 Output characteristics



Figure 4 Transfer characteristics



Figure 5 Static drain-source on resistance



Figure 6 $R_{DS(ON)}$ vs Junction Temperature



Figure 7 BV_{DSS} vs Junction Temperature



Figure 8 Maximum I_D vs Junction Temperature



Figure 9 Gate charge waveforms



Figure 10 Capacitance



Figure 11 Transient Thermal Impedance

Test circuit



Gate charge test circuit & Waveform



Switch Time Test Circuit



Unclamped Inductive Switching Test Circuit & Waveforms

O-247-3L（GM） Package Information



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	4.83	5.21	0.190	0.205
A1	2.29	2.55	0.090	0.100
A2	1.50	2.49	0.059	0.098
b	1.12	1.33	0.044	0.052
b2	1.91	2.39	0.075	0.094
b4	2.87	3.22	0.113	0.127
c	0.55	0.69	0.022	0.027
D	20.80	21.10	0.819	0.831
D1	16.25	17.65	0.640	0.695
D2	0.51	1.35	0.020	0.053
E	15.75	16.13	0.620	0.635
E1	13.46	14.16	0.530	0.557
E2	4.32	5.49	0.170	0.216
e	5.44 BSC		0.214 BSC	
L	19.81	20.32	0.780	0.800
L1	4.10	4.40	0.161	0.173
ΦP	3.56	3.65	0.140	0.144
ΦP1	7.19 REF		0.283 REF	
Q	5.39	6.20	0.212	0.244
S	6.04	6.30	0.238	0.248

Attention:

Any and all MJ power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MJ power representative nearest you before using any MJ power products described or contained herein in such applications.

MJ power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MJ power products described or contained herein.

Specifications of any and all MJ power products described or contained herein stipulate the erformance, characteristics,and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer’s products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer’s products or equipment.

MJ power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

In the event that any or all MJ power products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or therwise, without the prior written permission of MJ power Semiconductor CO.,LTD.

Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. MJ power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MJ power product that you intend to use.

This catalog provides information as of Sep.2010. Specifications and information herein are subject to change without notice.