



# MJ P-Channel Enhancement Mode Power MOSFET

## Description


The MJ60P02Y uses advanced trench technology and design to provide excellent R DS(ON) with low gate charge. This device is well suited for use as a load switch or in PWM applications.


### General Features


- ♦ V<sub>DS</sub> =-60V.I<sub>D</sub> =-2A
- ♦ R<sub>DS(ON)</sub> <160mΩ @ V<sub>GS</sub> =-10V
- ightharpoons R<sub>DS(ON)</sub> < 200 m $\Omega$  @ V<sub>GS</sub> = -4.5 V
- ◆ High density cell design for ultra low Rdson
- ◆ Fully characterized avalanche voltage and current
- ◆ Excellent package for good heat dissipation

### **Application**

- ◆ Load switch
- PWM application







Marking and pin assignment



SOT-23-3L top view

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity	
60P02Y	MJ60P02Y	SOT23-3L	Ø180mm	8 mm	3000 units	

## Absolute Maximum Ratings (Tc =25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	VDS	-60	V	
Gate-Source Voltage	VDS	±20	V	
Drain Current-Continuous	lo	-2	А	
Pulsed Drain Current (Note 1)	IDM	-8	А	
Maximum Power Dissipation	Po	1.7	W	
Operating Junction and Storage Temperature Range	Тл ,Тѕтс	-55 To 150	°C	

## Thermal Characteristic

Thermal Resistance, Junction-to-Ambient (Note 2)	RөJA	73.5	°C/W	
--	------	------	------	--





## Electrical Characteristics (TA =25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BVDSS	V <sub>GS</sub> =0V I <sub>D</sub> =250µA	-60	-	-	V
Zero Gate Voltage Drain Current	loss	V <sub>DS</sub> =-60V,V <sub>GS</sub> =0V	_	-	-1	μΑ
Gate-Body Leakage Current	lgss	V <sub>DS</sub> =±20V,V <sub>GS</sub> =0V	-	_	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	VGS(th)	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =250µA	-1.4	-2.0	-2.6	V
	_	V <sub>GS</sub> =-10V, I <sub>D</sub> =-2A	-	140	160	mΩ
rain-Source On-State Resistance	RDS(ON)	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-2A	-	160	200	mΩ
Forward Transconductance	grs	V <sub>DS</sub> =-5V,I <sub>D</sub> =-2A	-	3	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	Clss	V <sub>DS</sub> =-30V,V <sub>GS</sub> =0V, F=1.0MHz	-	452	-	PF
Output Capacitance	Coss		_	27.8	-	PF
Reverse Transfer Capacitance	Crss		-	21.5	-	PF
Switching Characteristics (Note 4)				1		ı
Turn-on Delay Time	t <sub>d(on)</sub>		-	40	-	nS
Turn-on Rise Time	tr	Vpp =-30V Rt =-20	-	35	-	nS
Turn-Off Delay Time	td(off)	V <sub>DD</sub> =-30V, ,R <sub>L</sub> =-2Ω V <sub>GS</sub> =-10V,R <sub>GEN</sub> =3Ω	-	15	-	nS
Turn-Off Fall Time	tr		-	10	-	nS
Total Gate Charge	Qg		_	9.0	-	nC
Gate-Source Charge	Qgs	V <sub>DS</sub> =-30V,I <sub>D</sub> =-2A, V <sub>GS</sub> =-10V	-	1.6	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	1.9		nC
Drain-Source Diode Characteristics				<u>I</u>		<u>I</u>
Diode Forward Voltage (Note 3)	VsD	V <sub>GS</sub> =0V,I <sub>S</sub> =-2A	-		-1.2	V
Diode Forward Current (Note 2)	ls		_	_	-2	Α
Reverse Recovery Time	trr	T <sub>J</sub> = 25°C, I <sub>F</sub> =- 2A di/dt = -100A/µs (Mental)	_	25		nS
Reverse Recovery Charge	Qrr		_	31		nC


#### Notes:

- 1) Repetitive Rating: Pulse width limited by maximum junction temperature.
- ② Surface Mounted on FR4 Board,  $t \le 10$  sec.
- $\ \ \, \mbox{3}$  Pulse Test: Pulse Width  $\leq 300 \mu s, \mbox{ Duty Cycle} \leq 2\%.$
- 4 Guaranteed by design, not subject to production







## **Test Circuit**



Eas test Circuit



Gate charge test Circuit



Switch Time Test Circuit

# Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-Junction Temperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward





Figure 7 Capacitance vs Vds



T

J -Junction Temperature(°C)

Figure 9 BV

DSS vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 ID Current De-rating





Figure 11 Normalized Maximum Transient Thermal Impedance



## SOT23-3L Package Information







### Attention:

Any and all MJ power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MJ power representative nearest you before using any MJ power products described or contained herein in such applications.

MJ power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MJ power products described or contained herein.

Specifications of any and all MJ power products described or contained herein stipulate the erformance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

MJ power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

In the event that any or all MJ power products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or therwise, without the prior written permission of MJ power Semiconductor CO.,LTD.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MJ power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MJ power product that you intend to use.

This catalog provides information as of Sep.2010. Specifications and information herein are subject to change without notice.