



MJ N-Channel Enhancement Mode Power MOSFET

Description


The MJ4060K uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- VDS =40V,ID =60A
 RDS(ON) <8.5mΩ @ VGS=10V
 RDS(ON) <18mΩ @ VGS=4.5V
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high Eas
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

(1) GO (3) S

Schematic diagram




Application

Load switching

Hard switched and high frequency circuits

Uninterruptible power supply



Marking and pin assignment

TO-252-2L top view

100% UIS TESTED! 100% ΔVds TESTED!

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
MJ4060K	MJ4060K	TO-252-2L	2	e	-

Absolute Maximum Ratings (Tc =25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	Vds	40	V
Gate-Source Voltage	Vgs	±20	V
Drain Current-Continuous	lD	60	А
Drain Current-Continuous(Tc =100°C)	ID(100℃)	42	А
Pulsed Drain Current	Ідм	200	А
Maximum Power Dissipation	PD	65	W
Derating factor		0.43	W/°C
Single pulse avalanche energy (Note 5)	Eas	400	mJ
Operating Junction and Storage Temperature Range	Т」,Тѕтс	-55 To 175	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	Rejc	2.3	°C/W	
---	------	-----	------	--





Electrical Characteristics (Tc =25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Uni
Off Characteristics	I			1		
Drain-Source Breakdown Voltage	BVDSS	V _{GS} =0V I _D =250µA	40	45	-	V
Zero Gate Voltage Drain Current	loss	VDS=40V,VGS=0V	-	-	1	μA
Gate-Body Leakage Current	lgss	V _{DS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)				1		
Gate Threshold Voltage	VGS(th)	V _{DS} =V _{GS} ,I _D =250µA	1.2	1.6	2.0	V
		V _{GS} =10V, I _D =20A	-	7.3	8.5	mΩ
Drain-Source On-State Resistance	Rds(on)	V _{GS} =4.5V, I _D =20A	-	15	18	m
Forward Transconductance	g fs	V _{DS} =10V,I _D =20A	15	-	-	S
Dynamic Characteristics (Note 4)		1				1
nput Capacitance	Clss		-	1800	-	PF
Dutput Capacitance	Coss	VDS=20V,VGS=0V F=1.0MHz	_	280		PF
Reverse Transfer Capacitance	Crss	_	-	190	-	Pf
Switching Characteristics (Note 4)	I	1		1		1
Furn-on Delay Time	td(on)		-	6.4	-	nS
Turn-on Rise Time	tr		-	17.2	-	n٤
Furn-Off Delay Time	td(off)	V _{GS} =10V,R _G =3Ω	-	29.6	-	nS
Furn-Off Fall Time	tr	_	_	16.8	-	n٤
Fotal Gate Charge	Qg		_	29		nC
Gate-Source Charge	Qgs		_	4.5	-	nC
Gate-Drain Charge	Qgd	_		6.4		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	Vsd	Vgs=0V,Is=10A	_	-	1.2	V
Diode Forward Current (Note 2)	ls		_	-	60	A
Reverse Recovery Time	trr		-	29	-	nS
Reverse Recovery Charge	Qrr	di/dt=100A/µs ^(Note 3)	-	26	-	nC
Forward Turn-On Time	ton	Intrinsic turn-on time is ne		I	ominated h	

Notes:

(1) Repetitive Rating: Pulse width limited by maximum junction temperature.

② Surface Mounted on FR4 Board, t \leq 10 sec.

(3) Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2%.

④ Guaranteed by design, not subject to production


(5) EAS condition: Tj=25°C,Vob=20V,Vo=10V,L=1mH,Rg=25Ω









Test circuit







Gate charge test Circuit



Switch Time Test Circuit







Typical Electrical and Thermal Characteristics (Curves)





Figure 3 Rdson- Drain Current

Figure 6 Source- Drain Diode Forward










Square Wave Pluse Duration(sec) Figure 11 Normalized Maximum Transient Thermal Impedance





TO-252 Package Information



Symbol	Dimensions	In Millimeters	Dimension	s in inches
	Min.	Max.	Min.	Max.
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
b	0.660	0.860	0.026	0.034
c	0.460	0.580	0.018	0.023
D	6.500	6.700	0.256	0.264
D1	5.100	5.460	0.201	0.215
D2	4.8	30 TYP.	0.190	TYP.
E	6.000	6.200	0.236	0.244
е	2.186	2.386	0.086	0.094
L	9.800	10.400	0.386	0.409
L1	2.900) TYP.	0.114	TYP.
L2	1.400	1.700	0.055	0.067
L3	1.600	TYP.	0.063	TYP.
L4	0.600	1.000	0.024	0.039
Φ	1.100	1.300	0.043	0.051
θ	0°	8°	0°	8°
h	0.000	0.300	0.000	0.012
V	5.350	TYP.	0.211	TYP.





Attention:

Any and all MJ power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MJ power representative nearest you before using any MJ power products described or contained herein in such applications.

MJ power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MJ power products described or contained herein.

Specifications of any and all MJ power products described or contained herein stipulate the erformance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

MJ power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

In the event that any or all MJ power products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or therwise, without the prior written permission of MJ power Semiconductor CO.,LTD.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MJ power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MJ power product that you intend to use.

This catalog provides information as of Sep.2010. Specifications and information herein are subject to change without notice.