

# MJ N-Channel Enhancement Mode Power MOSFET

# Description

The MJ2030K uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

- ♦ VDS =20V,ID =30A BDS(ON) ≤12m0 @ Vos=1
- Rbs(on)
   <12mΩ</th>
   @ Vas=10V (Typ:10.5mΩ)

   Rbs(on)
   <13mΩ</td>
   @ Vas=4.5V (Typ:11mΩ)

   Rbs(on)
   <18mΩ</td>
   @ Vas=2.5V (Typ:14mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high EAS
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

# (1) GO (3) S




Application

Load switching

Power switching application

Uninterruptible power supply



TO-252-2L top view

#### 100% UIS TESTED! 100% AVds TESTED!

Marking and pin assignment

#### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
MJ2030K	MJ2030K	TO-252-2L	1	2	2

# Absolute Maximum Ratings (T<sub>A</sub> =25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	Vds	20	V
Gate-Source Voltage	Vgs	±12	V
Drain Current-Continuous	lо	30	А
Drain Current-Continuous(Tc =100°C)	D(100°C)	21	А
Pulsed Drain Current	Ідм	100	А
Maximum Power Dissipation	PD	40	W
Single pulse avalanche energy (Note 5)	Eas	150	mJ
Operating Junction and Storage Temperature Range	Тј ,Тѕтс	-55 To 175	°C

# Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	Rejc	3.8	°C/W	
---	------	-----	------	--





# Electrical Characteristics (TA =25°Cunless otherwise noted)

Parameter	Symbol	Symbol Condition		Тур	Max	Uni
Off Characteristics	I	1	1			1
Drain-Source Breakdown Voltage	BVDSS	V <sub>GS</sub> =0V I <sub>D</sub> =250µA	20	-	-	V
Zero Gate Voltage Drain Current	loss	Vds=20V,Vgs=0V	-	-	1	μA
Gate-Body Leakage Current	loss	VDS=±12V,VDS=0V	-	-	±100	nA
On Characteristics (Note 3)		1		1		
Gate Threshold Voltage	VGS(th)	Vos=Vgs ,Id=250µA	0.5	0.7	1.2	V
		V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	10.5	12	mΩ
Drain-Source On-State Resistance	Rds(on)	Vgs=4.5V, Id=20A	-	11	13	mΩ
		Vgs=2.5V, Id=20A	-	14	18	mΩ
Forward Transconductance	grs	V <sub>DS</sub> =5V,I <sub>D</sub> =20A	10	-	-	S
Dynamic Characteristics (Note 4)			1			
Input Capacitance	Clss		_	1544	-	PF
Output Capacitance	Coss	V <sub>DS</sub> =10V,V <sub>GS</sub> =0V F=1.0MHz	-	210.1	-	PF
Reverse Transfer Capacitance	Crss	-	-	201.4	-	PF
Switching Characteristics (Note 4)	I	1	1			
Turn-on Delay Time	td(on)		-	4.5	-	nS
Turn-on Rise Time	tr	Vgs=10V,Vds=10V	-	9.2	-	nS
Turn-Off Delay Time	td(off)	RL=0.5Ω,RGEN=3Ω	-	18.7	-	nS
Turn-Off Fall Time	tr	-	-	3.3	-	nS
Total Gate Charge	Qg		-	23.5	-	nC
Gate-Source Charge	Qgs	V <sub>GS</sub> =4.5V,V <sub>DS</sub> =10V I <sub>D</sub> =20A	-	2.8	-	nC
Gate-Drain Charge	Qgd		-	5.75	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	Vsd	V <sub>GS</sub> =0V,I <sub>S</sub> =20A	-	-	1.2	V
Diode Forward Current (Note 2)	ls		_	-	30	А
Reverse Recovery Time	trr	TJ=25°C, I⊧=20A	-	18	-	nS
Reverse Recovery Charge	Qrr	di/dt=100A/µs <sup>(Note 3)</sup>	-	9.5	-	nC
Forward Turn-On Time	ton	Intrinsic turn-on time is no	egligible(tu	ırn-on is d	ominated b	y LS+I

Notes:

① Repetitive Rating: Pulse width limited by maximum junction temperature.

② Surface Mounted on FR4 Board, t ≤ 10 sec.

③ Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.

④ Guaranteed by design, not subject to production


(5) EAS condition: Tj=25°C, V\_DD=10V, V\_G=10V, L=0.5mH, Rg=25\Omega









Test circuit







Gate charge test Circuit




Switch Time Test Circuit





# Typical Electrical and Thermal Characteristics (Curves)




rigure o cource- Drain Diode roiw










Square Wave Pluse Duration(sec) Figure 11 Normalized Maximum Transient Thermal Impedance









A







C	Dimensions	In Millimeters	Dimension	s in inches
Symbol -	Min.	Max.	Min.	Max.
A	2.20	2.38	0.087	0.094
A1	0.00	0.10	0.000	0.004
A2	0.90	1.10	0.035	0.043
b	0.72	0.85	0.028	0.033
b1	0.72	0.90	0.028	0.035
b2	5.13	5.46	0.202	0.215
c	0.47	0.60	0.019	0.024
D	6.00	6.20	0.236	0.244
D1	5.25	244 	0.207	
E	6.50	6.70	0.256	0.264
E1	4.70		0.185	-
e	2.19	2.39	0.086	0.094
н	9.80	10.40	0.386	0.409
L	1.40	1.70	0.055	0.067
L1	2.90	REF	0.114 REF	
L2	0.508 BSC		0.020 BSC	
L3	0.90	1.25	0.035	0.049
L4	0.60	1.00	0.024	0.039
L5	0.15	0.75	0.006	0.030
L6	1.80	1.80 REF		REF
Φ	1.20	1.40	0.047	0.055
0	0°	8°	0°	8°





# Attention:

Any and all MJ power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MJ power representative nearest you before using any MJ power products described or contained herein in such applications.

MJ power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MJ power products described or contained herein.

Specifications of any and all MJ power products described or contained herein stipulate the erformance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

MJ power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

In the event that any or all MJ power products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or therwise, without the prior written permission of MJ power Semiconductor CO.,LTD.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MJ power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MJ power product that you intend to use.

This catalog provides information as of Sep.2010. Specifications and information herein are subject to change without notice.