



# MJ N-Channel and P-Channel Enhancement Mode Power MOSFET

### Description

The MJ01NP03S uses advanced trench technology to provide excellent  $R_{DS(ON)}$  and low gate charge. This device is suitable for use in inverter and other applications.

#### **General Features**


#### N-Channel

#### P-Channel


V<sub>DS</sub>=100V,I<sub>D</sub>=3A
R<sub>DS(ON)</sub><130mΩ @ V<sub>GS</sub>=10V
R<sub>DS(ON)</sub><140mΩ @ V<sub>GS</sub>=4.5V

Vps=-100V,Ip=-3A Rds(on)<200mΩ @ Vgs=-10V Rds(on)<230mΩ @ Vgs=-4.5V

- High power and current handing capability
- Lead free product is acquired



Schematic diagram



Marking and pin assignment



SOP-8 top view

### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
MJ01NP03S	MJ01NP03S	SOP-8	Ø330mm	12mm	4000 units

### Absolute Maximum Ratings (Tc =25 °Cunless otherwise noted)

Parameter		Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage		Vds	100	-100	V
Gate-Source Voltage		Vgs	±20	±20	V
Drain Current-Continuous <sup>(Note 2)</sup>	T <sub>A</sub> =25°C	ld	3	-3	А
Brain Garrent Gontinadas	T <sub>A</sub> =70°C	lo	2.45	-2.45	А
Drain Current -Pulsed (Note 1)		lдм	12	-12	А
Power Dissipation	T <sub>A</sub> =25°C	PD	2	2	W
Operating Junction and Storage Tem	perature Range	Tj,Tstg	-55 To 150	-55 To 150	°C

### Thermal Characteristic

Parameter	Symbol	Тур	Max	Unit
Thermal Resistance, Junction-to-Ambient (N-channel)	Reja	-	62.5	°C/W
Thermal Resistance, Junction-to-Ambient (Note 2) (P-channel)	Reja	-	62.5	°C/W





### N-channel Electrical Characteristics (Tc=25℃ unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Uni
Off Characteristics	I	1	1		1	
Drain-Source Breakdown Voltage	BVDSS	Vgs=0V Id=250µA	100	110	_	V
Zero Gate Voltage Drain Current	loss	VDS=100V,VGS=0V	-	-	1	μA
Gate-Body Leakage Current	lgss	VDS=±20V,VDS=0V	-	-	±100	nA
On Characteristics (Note 3)		1	1		1	
Gate Threshold Voltage	VGS(th)	Vos=Vgs ,Io=250µA	1.0	1.5	2.0	V
Drain-Source On-State Resistance	Rds(on)	Vgs=10V, Id=3A	-	95	130	m
	RDS(ON)	V <sub>GS</sub> =4.5V, I <sub>D</sub> =3A	-	100	140	m
Forward Transconductance	gfs	VDS=5V,ID=3A	3.5	-	-	S
Dynamic Characteristics (Note 4)				1	1	
Input Capacitance	Clss		-	730	-	PF
Output Capacitance	Coss		-	37	-	PF
Reverse Transfer Capacitance	Crss	-	-	27	-	PF
Switching Characteristics (Note 4)		1	1	1	1	1
Turn-on Delay Time	td(on)		-	11	-	nS
Turn-on Rise Time	tr		-	7.4	-	nS
Turn-Off Delay Time	td(off)	$V_{GS}=10V, R_{G}=2.5\Omega$	-	35	-	nS
Turn-Off Fall Time	tr	_	-	9.1	-	nS
Total Gate Charge	Qg		-	21.5	-	nC
Gate-Source Charge	Qgs		-	3.2	-	nC
Gate-Drain Charge	Qgd		-	6	-	nC
Drain-Source Diode Characteristics					<u> </u>	
Diode Forward Voltage (Note 3)	Vsd	V <sub>GS</sub> =0V,I <sub>S</sub> =3A	-	-	1.2	V
Diode Forward Current (Note 2)	ls		-	-	3	A
Reverse Recovery Time	trr	T_05%0_/00	-	26	-	nS
Reverse Recovery Charge	Qrr	 di/dt=100Α/μs <sup>(Nete3)</sup>	_	27		nC
Forward Turn-On Time	ton	Intrinsic turn-on time is n			<u> </u>	

Notes:

① Repetitive Rating: Pulse width limited by maximum junction temperature.

② The value of R<sub>BJA</sub> is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The value in any given application depends on the user's specific board design.Surface Mounted on FR4 Board, t ≤ 10 sec. The current rating is based on the t ≤10s thermal resistance rating.

<sup>(3)</sup> Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2%.


④ Guaranteed by design, not subject to production









Test circuit







Gate charge test Circuit




Switch Time Test Circuit






# N-channelTypical Electrical and Thermal Characteristics (Curves)









Square Wave Pluse Duration(sec) Figure 11 Normalized Maximum Transient Thermal Impedance

WWW.MJXJS.COM





# P-channel Electrical Characteristics (T<sub>A</sub>=25℃ unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Uni
Off Characteristics						
Drain-Source Breakdown Voltage	BVDSS	V <sub>GS</sub> =0V I <sub>D</sub> =-250µA	-100	-	-	V
Zero Gate Voltage Drain Current	loss	VDS=-100V,VGS=0V	-	-	1	μA
Gate-Body Leakage Current	lgss	VDS=±20V,VDS=0V	-	-	±10	μA
On Characteristics (Note 3)						
Gate Threshold Voltage	VGS(th)	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250µA	-1	-1.9	-3	V
Drain-Source On-State Resistance		Vgs=-10V, Id=-3A	-	170	200	mΩ
	TADS(ON)	Vgs=-4.5V, Id=-2A	-	200	230	mΩ
Forward Transconductance	gfs	VDS=-5V,ID=-3A	2	-	-	S
Dynamic Characteristics (Note 4)	1	,				
Input Capacitance	Clss		-	760	-	PF
Output Capacitance	Coss	V <sub>DS</sub> =-25V,V <sub>GS</sub> =0V, F=1.0MHz	-	260	-	PF
Reverse Transfer Capacitance	Crss	-	-	170	-	PF
Switching Characteristics (Note 4)					-	
Turn-on Delay Time	td(on)		-	14	-	nS
Turn-on Rise Time	tr	VDD=-50V,ID=-3A	-	18	-	nS
Turn-Off Delay Time	td(off)	V <sub>GS</sub> =-10V,R <sub>GEN</sub> =9Ω	-	50	-	nS
Turn-Off Fall Time	tr	-	-	18	-	nS
Total Gate Charge	Qg		-	25	-	nC
Gate-Source Charge	Qgs	V <sub>DS</sub> =-50V,I <sub>D</sub> =-3A V <sub>GS</sub> =-10V	-	5	-	nC
Gate-Drain Charge	Qgd	-	-	7	-	nC
Drain-Source Diode Characteristics	I	1	1	1	I	1
Diode Forward Voltage (Note 3)	Vsd	Vgs=0V,Is=-3A	-	-	-1.2	V
Diode Forward Current (Note 2)	ls		-	-	-3	A
Reverse Recovery Time	trr		-	35	-	nS
Reverse Recovery Charge	Qrr	di/dt=100A/µs <sup>(Note 3)</sup>	-	46	-	nC
Forward Turn-On Time	ton	Intrinsic turn-on time is n	ealiaible(tu	ırn-on is d	ominated b	v LS+L


#### Notes:

- ① Repetitive Rating: Pulse width limited by maximum junction temperature.
- (2) Surface Mounted on FR4 Board, t  $\leq$  10 sec.
- ③ Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- ④ Guaranteed by design, not subject to production
- ⑤ EAS condition: Tj=25℃, VDD=-50V, VG=-10V, L=0.5mH, Rg=25Ω.







## Test circuit







Gate charge test Circuit




Switch Time Test Circuit






# Typical Electrical and Thermal Characteristics (Curves)










Square Wave Pluse Duration(sec) Figure 11 Normalized Maximum Transient Thermal Impedance





# SOP-8 Package Information



Cumbel.	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min.	Max.	Min.	Max.	
А	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
с	0.170	0.250	0.006	0.010	
D	4.700	5.100	0.185	0.200	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
e	1.270(BSC)		0.050	(BSC)	
L.	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	





### Attention:

Any and all MJ power products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MJ power representative nearest you before using any MJ power products described or contained herein in such applications.

MJ power assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all MJ power products described or contained herein.

Specifications of any and all MJ power products described or contained herein stipulate the erformance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

MJ power Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

In the event that any or all MJ power products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or therwise, without the prior written permission of MJ power Semiconductor CO.,LTD.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MJ power believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MJ power product that you intend to use.

This catalog provides information as of Sep.2010. Specifications and information herein are subject to change without notice.